Abstract. P systems or Membrane Computing are a type of a distributed, massively parallel and non deterministic system based on biological membranes. These systems perform a computation through transition between two consecutive configurations. As it is well known in membrane computing, a configuration consists in a ra-tuple of multisets present at any moment in the existing m regions of the system at that moment time. Transitions between two configurations are performed by using evolution rules which are in each región of the system in a non-deterministic maximally parallel manner. This article shows the development of a hardware circuit of selection of active rules in a membrane of a transition P-system. This development has been researched by using the Quartus II tool of Altera Semiconductors. In the first place, the initial specifications are defined in orfer to outline the synthesis of the circuit of active rules selection. Later on the design and synthesis of the circuit will be shown, as well as, the operation tests required to present the obtained results.
Theoretical Preliminaries on P-Systems
The Membrane Computing or P Systems (created by Páun [1] , [2] , [3] ) are computation systems based on the biomolecular processes of living cells. According to this, the investigations are based on the idea of the imitation of the procedures that take place in Nature, and their application to machines, can lead to discover and to develop new computation models which will give place to a new generation of intelligent computers. There are many papers about software tools implementing different Psystem variants [4] , [5] and [6] . However, they are very interesting in order to define hardware implementation of these kinds of systems. Moreover, evolution of transition P-systems is very complícate to be translated into hardware devices due mainly to the membrane dissolving or membrane división capabilities of rules.
Besides that, the non-deterministic maximally parallel manner in which rules are applied inside membranes is more appropriated to be implemented in digital hardware devices. In the case of P-systems hardware implementations only a few papers can be found: a Hardware Circuit for Selecting Active Rules [7] , a Cluster of Computers [8] , a Master-Slave Distributed Architecture [9] or hardware architecture based on microcontrollers [10] .
This article development a FPGA circuit for to select the active rules in a transition P-system membrane, by using the Quartus II tool of Altera Semiconductors [11] . In the first place, the initial specifications are defined to outline the circuit of the selection of active rules synthesis. Later on, the circuit synthesis will be shown as well as the functioning tests necessary to present the results we have reached.
The definition, according to formal notation, of the membrane system used for the implemented prototype is shown in the following expressions: 
The circuit to be carried out obtains the región 1 active rules. The región 1 input valúes will be the objects multiset w¡, the group of rules R¡, the priority relationships among rules p¡ and the inner adjacent regions number (two regions in this case). The objects number y is 5 with decimal multiplicity (0 -9), therefore, we will need 4 bits to represents each object. And so, a word representing the multiplicity of the 5 objects will occupy 20 bits. The rules group is formed by 4 rules which will be stored in the device memory.
Each of the 4 rules we need to store in the memory will be coded with 64 bits. This is, 20 bits for the antecedent, 20 bits for each consequent of the two inner interior regions, plus 4 remaining bits used to code the priorities mask of each rule with regard to the other ones. The rules are stored, therefore, in a ROM 4x64 bits memory.
Hardware Implementation of Active Rules
The logical circuit general description is obtained by means of the conjunction of certain fundamental elements. These elements have been denominated basic Functional Units (FU's). These FU's controls the positive validation of a certain evolution rule in function of its applicability, utility and activation properties. The Fig. 1 show the general outline of the circuit based on these functional units. Applicable F.U. Useful F.U.
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Active Rules Basically, the global circuit inputs are composed by the región objects multiset of the membrane to be evaluated, the in¡ bits to determine the interior regions existence, an input clock that allows going on reading and processing the memory rules and a set input to initialize the active rules register of the circuit. The register output shows, in positive logic, the active rules of the región, after processing all the ROM memory rules.
In the circuit operation, the memory words will be sequentially read and the different parts that compose each word will be sepárate. Each different part will be used in the corresponding ñinctional unit or sub-circuit. A counter circuit is needed to read sequentially the memory words. A distributor circuit will be used to sepárate the different groups of each word.
The usable rule condition is checked by the Useful Functional Unit circuit. According to this condition, this particular circuit should check, in each rule, whether the consequent v of the rule has some objects which are sent to the inner adjacent regions. In this case, the interior región should exist. The applicability condition of an evolution rule is performed by the Applicable Functional Unit circuit. According to the which, the objects of its antecedent should exist in the región multiset in the same or bigger multiplicity.
The Active Functional Unit is the part of the circuit in charge of evaluating the priorities among all the existing rules in the membrane región. The result obtained in this unit is a N bits output vector (being N the number of rules). This vector contains the rules potentially active (bit=l) and the rules that should be inhibited in the case of being useful and applicable a rule of more priority that disables it (bit=0).
Experimental Results
Next we will present the results of simulating the selection of active rules circuit of the P system example presented in the section 1. For this example, the circuit will obtain the active rules of the región 1, being its two interior regions the 2 and the 4 ones.
On the other hand, the software Quartus II of Inc Altera includes a simulator that can be used to verify as much the behavior as the yield of the carried out designs. The Quartus II simulator allows defining input vectors that will serve as stimulus to the circuit inputs. The application of the input vectors in the simulation allows checking the state of the exits of the circuit, verifying the validity, functionality and effectiveness of the circuit this way.
In Quartus II, we can perform functional simulations, where the circuit output exclusively depends on the inputs valúes, or we can carry out simulations of a major complexity and depending on time, where one or more clock signáis are defined. In our particular case, we are carried out the sequentially reading of the rules defined in ROM memory, with the help of a system clock implemented for that purpose.
To be able to simúlate the circuit, the previously described steps for the Design and Synthesis ofthe Circuit of Active Rules must be fulfilled completely:
• Creation of the project "ActiveRules" • Inclusión in the project of all the files with VHDL descriptions of the different elements of the design.
• Inclusión in the project of the schematic blocks files with the design of the circuit.
• Election of the device destination: Cyclone IIEP2C35F672C6.
• Circuit Compilation (Synthesis).
As a previous step to the simulation execution, it is necessary to load in the ROM memory system the code of the defined rules for the P system región that is going to be simulated. In this case, the information relative to the rules group R l7 as well as the priorities p¡ will be recorded in the ROM memory circuit. The consequents of the regions here and out, are not necessary for the functionality of the circuit, since they are not evaluated to determine whether a rule is applicable or not.
The information needed to code the región rules, for a certain state, will loaded in words of 64 bits, according to the following distribution: In the circuit operation phase, once all the rules have been read sequentially and its evaluation (several clock pulses are needed to address the memory ROM words) has been completed, the Active Functional Unit circuit will be responsible for the composing of all the priorities among the rules defined in the system, and for the the Fig. 2 . Shows the method adopted to stored information into the 4x64 ROM memory of the rules R¡ and the priorities masks of the región 1 in the membrane example \building up of a final mask of priorities, which will be applied to the output vectors proceeding from the other two functional units. Finally, to check the behavior of the designed circuit, the simulation ('waveforms') vectors are created. They represent the type, the forms and the characteristics of the input signáis. In the same way, in the simulation vector the signáis representing the output of the circuit we want to evalúate are identified. The simulator applies the test vectors to the compiled design and determines the resulting valúes in the system outputs.
The next step is to include the circuit inputs and outputs going to be simulated: 'Salida Activa' (output, 1 bit). Flag determining when the active rules output is stable. The test case shown corresponds with a computation model in which the circuit of active rules works together with other elements that were changing their conditions according to the temporary evolution of the system. So, we can introduce new aleatory valúes in the input vectors, by using the 'Sef flag.
We can check how the 'SalidaActiva' is validated in irregular periods (due to the 'Sef activations), and how it becomes stable when there are not new loads of data. The chronogram appeared in figure 3 shows the variation of the inputs signáis and the outputs result.
The initial valúes are: This paper presents a direct way to obtain a FPGA circuit capable to select the active rules inside the P-system membrane. The final step is to implement a hardware circuit accomplishing the outlined initial requirement. That is, given an initial multiset of objects, a finite set of evolution rules and an initial Active Rules, the circuit provides the set of rules to be applied to a membrane. The development of the digital system can be carried out by using hardware-software architectures as schematic blocks or VHDL language. The physical implementation can be accomplished on hardware programmable FPGA's devices. When analyzing the objectives reached, it can be proved that both the designs as much as accomplished synthesis, allow to obtain a hardware system for a general model of P transition system. This means that we can reach the behavior of a región of any membranes system with the obtained circuit. The only limitation is the máxi-mum size of certain parameters, such as the number of rules, the multiplicity of the objects or the number of interior adjacent regions.
The obtained circuit behaves based on the evolution rules stored in memory (which do not change during the system evolution process) and the inputs, which correspond with the valúes of the región state (reflected in its objects multiset).
If the conditions of the región change, the circuit modifies its outputs being adjusted to the new valúes. This feature is of a supreme importance in order to intégrate this circuit as a module that works cooperatively together with other circuits. These circuits can carry out the rest of the tasks needed to complete the evolution of a transition P system.
